2020. 8. 12. 02:21ㆍNoC & SoC Design
Quick-start
# Download the template and setup environment
git clone https://github.com/ucb-bar/chipyard.git
cd chipyard ./scripts/init-submodules-no-riscv-tools.sh
# build the toolchain
./scripts/build-toolchains.sh riscv-tools
# add RISCV to env, update PATH and LD_LIBRARY_PATH env vars
# note: env.sh generated by build-toolchains.sh
source env.sh
cd sims/verilator
make CONFIG=LargeBoomConfig
RISC-V GNU Compiler toolchain
$git clone -recursive https://github.com/riscv/riscv-gnu-toolchain
or
$ git clone https://github.com/riscv/riscv-gnu-toolchain
$ cd riscv-gnu-toolchain
$ git submodule update --init --recursive
Ubuntu
$ sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
Fedor/CentOS/RHEL OS
$ sudo yum install autoconf automake python3 libmpc-devel mpfr-devel gmp-devel gawk bison flex texinfo patchutils gcc gcc-c++ zlib-devel expat-devel
Ref
'NoC & SoC Design' 카테고리의 다른 글
RISC-V (0) | 2019.04.02 |
---|---|
Synopsys ZeBu (0) | 2018.12.18 |
AMBA AXI (0) | 2018.11.07 |
Verilog non-blocking vs blocking assignments (0) | 2018.03.10 |
Clock Domain Crossing (0) | 2018.03.10 |